daohang fenxiangbox searchbox qikanlogonew daohangnew searchboxnew navrightzone footerzone paper

Chiral Spin Textures for Next-Generation Memory and Unconventional Computing Chiral Spin Textures for Next-Generation Memory and Unconventional Computing AITranslate

Institute of Materials Research and Engineering;Institute of Materials Research and Engineering; National University of Singapore;Institute of Materials Research and Engineering
AITranslate
Publisher: ACS
Share Citation Information Add to Favorites

    Scan to share on WeChat or Moments

Use WeChat scan.
Share with WeChat friends or Moments

Abstract AITranslate

The realization of chiral spin textures, comprising myriad distinct, nanoscale arrangements of spins with topological properties, has established pathways for engineering robust, energy-efficient, and scalable elements for non-volatile nanoelectronics. Particularly, current-induced manipulation of spin textures in nanowire racetracks and tunnel junction based devices are actively investigated for applications in memory, logic, and unconventional computing. In this Article, we paint a background on the progress of spin textures, as well as the relevant state-of-the-art techniques used for their development. In particular, we clarify the competing energy landscape of chiral spin textures─skyrmions and chiral domain walls, to tune their size, density, and zero-field stability. Next, we discuss the spin texture phenomenology and their response to extrinsic factors arising from geometric constraints, interwire interactions, and thermal-electrical effects. Finally, we reveal promising chiral spintronic memory and neuromorphic devices and discuss emerging material and device engineering opportunities.

KeyWords AITranslate

memory computing spin textures spintronics chirality tunnel junction racetrack neuromorphic computing
No data

Basic Information:

DOI:https://doi.org/10.1021/acsaelm.2c01023

Chinese Library Classification Number:

Citation Information:

The realization of chiral spin textures, comprising myriad distinct, nanoscale arrangements of spins with topological properties, has established pathways for engineering robust, energy-efficient, and scalable elements for non-volatile nanoelectronics. Particularly, current-induced manipulation of spin textures in nanowire racetracks and tunnel junction based devices are actively investigated for applications in memory, logic, and unconventional computing. In this Article, we paint a background on the progress of spin textures, as well as the relevant state-of-the-art techniques used for their development. In particular, we clarify the competing energy landscape of chiral spin textures─skyrmions and chiral domain walls, to tune their size, density, and zero-field stability. Next, we discuss the spin texture phenomenology and their response to extrinsic factors arising from geometric constraints, interwire interactions, and thermal-electrical effects. Finally, we reveal promising chiral spintronic memory and neuromorphic devices and discuss emerging material and device engineering opportunities.

quote

GB/T 7714-2015 [1] M. S. Nicholas Tey, Xiaoye Chen, Anjan Soumyanarayanan, et al. ACS Applied Electronic Materials, 2022(4). DOI:10.1021/acsaelm.2c01023.
MLA [1] M. S. Nicholas Tey, et al., ACS Applied Electronic Materials, no. 4, 2022, https://doi.org/10.1021/acsaelm.2c01023.
APA [1] M. S. Nicholas Tey, Xiaoye Chen, Anjan Soumyanarayanan, & Pin Ho. (2022). ACS Applied Electronic Materials(4). https://doi.org/10.1021/acsaelm.2c01023
IEEE [1] M. S. Nicholas Tey, Xiaoye Chen, Anjan Soumyanarayanan, and Pin Ho, ACS Applied Electronic Materials, no. 4, 2022, doi: 10.1021/acsaelm.2c01023. keywords: {memory computing spin textures spintronics chirality tunnel junction racetrack neuromorphic computing}