daohang fenxiangbox searchbox qikanlogonew daohangnew searchboxnew navrightzone footerzone paper

Machine Learning Application for Output Capacitance Accuracy Improvement: A Case Study for Combinational Cells Machine Learning Application for Output Capacitance Accuracy Improvement: A Case Study for Combinational Cells AITranslate

Siemens EDA/CSD Calypto - Synthesis Solutions;Siemens EDA/CSD Calypto - Synthesis Solutions; Mohammed V University; Abdelmalek Essaâdi UniversityTangier
AITranslate
Publisher: ACS
Share Citation Information Add to Favorites

    Scan to share on WeChat or Moments

Use WeChat scan.
Share with WeChat friends or Moments

Abstract AITranslate

The lack of physical information at the early gate-level Netlist makes timing accuracy a significant challenge. Advancing in the physical design flow reduces the timing inaccuracy gap in the cell’s delay estimation, where the physical layout information is no longer estimated. This paper aims to improve the cell delay accuracy of Oasys-RTL Synthesis by predicting the cell’s output capacitance using Machine Learning algorithms. We trained and tested various ML Regression algorithms to predict the Oasys-RTL cell’s output capacitance using several 16 nm designs. With the help of a state-of-art tool, APRISA P&R by Siemens EDA, we derived accurate output capacitance values and compared the inaccuracy and error margins between postplaced APRISA and postplaced Oasys-RTL Netlists before and after applying ML models. We reached the highest accuracy using the Random Forest model. The RF model has achieved a total average accuracy of 93.04% and has reduced the RMSE from 2.537 to 0.655.

KeyWords AITranslate

delay estimation output capacitance timing accuracy machine learning regression
No data

Basic Information:

DOI:https://doi.org/10.1021/acsaelm.2c01414

Chinese Library Classification Number:

Citation Information:

The lack of physical information at the early gate-level Netlist makes timing accuracy a significant challenge. Advancing in the physical design flow reduces the timing inaccuracy gap in the cell’s delay estimation, where the physical layout information is no longer estimated. This paper aims to improve the cell delay accuracy of Oasys-RTL Synthesis by predicting the cell’s output capacitance using Machine Learning algorithms. We trained and tested various ML Regression algorithms to predict the Oasys-RTL cell’s output capacitance using several 16 nm designs. With the help of a state-of-art tool, APRISA P&R by Siemens EDA, we derived accurate output capacitance values and compared the inaccuracy and error margins between postplaced APRISA and postplaced Oasys-RTL Netlists before and after applying ML models. We reached the highest accuracy using the Random Forest model. The RF model has achieved a total average accuracy of 93.04% and has reduced the RMSE from 2.537 to 0.655.

quote

GB/T 7714-2015 [1] Yassine Attaoui, Mohamed Chentouf, Zine El Abidine Alaoui Ismaili, et al. ACS Applied Electronic Materials, 2023(5). DOI:10.1021/acsaelm.2c01414.
MLA [1] Yassine Attaoui, et al., ACS Applied Electronic Materials, no. 5, 2023, https://doi.org/10.1021/acsaelm.2c01414.
APA [1] Yassine Attaoui, Mohamed Chentouf, Zine El Abidine Alaoui Ismaili, & Aimad El Mourabit. (2023). ACS Applied Electronic Materials(5). https://doi.org/10.1021/acsaelm.2c01414
IEEE [1] Yassine Attaoui, Mohamed Chentouf, Zine El Abidine Alaoui Ismaili, and Aimad El Mourabit, ACS Applied Electronic Materials, no. 5, 2023, doi: 10.1021/acsaelm.2c01414. keywords: {delay estimation output capacitance timing accuracy machine learning regression}