daohang fenxiangbox searchbox qikanlogonew daohangnew searchboxnew navrightzone footerzone paper

Nonconformal Electrochemical Memristor through Vapor Phase Polymerization of Pyrrole Nonconformal Electrochemical Memristor through Vapor Phase Polymerization of Pyrrole AITranslate

Clemson University; Clemson University; Clemson University; Clemson University; Clemson University; Clemson University
AITranslate
Publisher: ACS
Share Citation Information Add to Favorites

    Scan to share on WeChat or Moments

Use WeChat scan.
Share with WeChat friends or Moments

Abstract AITranslate

A nonvolatile organic synaptic memristor was fabricated utilizing a vapor phase polymerization technique for synthesizing polypyrrole. This synaptic memristor employed a bottom synaptic electrode in order to “read” the device’s conductance, termed the synaptic weight of this neuromorphic-capable device. Through a programming pulse of +1 V amplitude and a 1 s duration to the “writing” electrode, or top synaptic electrode, a resolution of 0.245 μS occurs per change for each programmed state. This organic synaptic memristor consumes a minimum programming power of 4.16 fJ mm–2 and can be further decreased via advanced patterning and layer deposition techniques. Operational applications are demonstrated for this organic synaptic memristor, including Boolean algebra (AND, NAND, OR, and NOR logic gates), as well as abacus calculations (addition, subtraction, and division).

KeyWords AITranslate

conjugated polymer organic synapse memristor arithmetic Boolean algebra
No data

Basic Information:

DOI:https://doi.org/10.1021/acsaelm.3c00708

Chinese Library Classification Number:

Citation Information:

A nonvolatile organic synaptic memristor was fabricated utilizing a vapor phase polymerization technique for synthesizing polypyrrole. This synaptic memristor employed a bottom synaptic electrode in order to “read” the device’s conductance, termed the synaptic weight of this neuromorphic-capable device. Through a programming pulse of +1 V amplitude and a 1 s duration to the “writing” electrode, or top synaptic electrode, a resolution of 0.245 μS occurs per change for each programmed state. This organic synaptic memristor consumes a minimum programming power of 4.16 fJ mm–2 and can be further decreased via advanced patterning and layer deposition techniques. Operational applications are demonstrated for this organic synaptic memristor, including Boolean algebra (AND, NAND, OR, and NOR logic gates), as well as abacus calculations (addition, subtraction, and division).

quote

GB/T 7714-2015 [1] Benjamin Grant, Travis Wanless, Jordan Crooks, et al. ACS Applied Electronic Materials, 2023(5). DOI:10.1021/acsaelm.3c00708.
MLA [1] Benjamin Grant, et al., ACS Applied Electronic Materials, no. 5, 2023, https://doi.org/10.1021/acsaelm.3c00708.
APA [1] Benjamin Grant, Travis Wanless, Jordan Crooks, Leo Beck, Yuriy Bandera, & Stephen H. Foulger. (2023). ACS Applied Electronic Materials(5). https://doi.org/10.1021/acsaelm.3c00708
IEEE [1] Benjamin Grant, Travis Wanless, Jordan Crooks, Leo Beck, Yuriy Bandera, and Stephen H. Foulger, ACS Applied Electronic Materials, no. 5, 2023, doi: 10.1021/acsaelm.3c00708. keywords: {conjugated polymer organic synapse memristor arithmetic Boolean algebra}